Abstract-In this paper, we investigate the performance potentials of silicon nanowire (SNW) and semiconducting graphene nanoribbon (GNR) MOSFETs by using first-principles bandstructures and ballistic current estimation based on the "top-of-thebarrier" model. As a result, we found that SNW-MOSFETs display a strong orientation dependence via the atomistic bandstructure effects, and [110]-oriented SNW-MOSFETs provide smaller intrinsic device delays than Si ultrathin-body MOSFETs when the wire size is scaled smaller than 3 nm. Furthermore, GNR-MOSFETs are found to exhibit promising device performance if the ribbon width is designed to be larger than a few nanometers and a finite band gap can be established.
Comparisons of Performance Potentials of Silicon Nanowire and Graphene Nanoribbon MOSFETs Considering First-Principles Bandstructure Effects
I. INTRODUCTION

I
T HAS well been recognized that conventional device scaling has not been an effective way to enhance MOSFET performance under the sub-100-nm regime, due to several physical and essential limitations, such as gate tunneling current, junction leakage current, channel mobility degradation, and increased source resistance, which are directly related to the device miniaturization [1] . To overcome these difficulties and make both requirements of low power consumption and high performance compatible, the introduction of high-carriermobility channels and multigate architecture becomes crucially important. Recently, high-current-drive MOSFETs using strained-Si, Ge, and III-V semiconductors have aggressively been studied [1] , [2] , whereas entirely new types of devices such as nanowire transistors and carbon-based transistors have also been explored. In this paper, we focus on emerging nanotransistors, i.e., Si nanowire (SNW)-MOSFETs and graphene nanoribbon (GNR) MOSFETs to assess their advantages over the conventional Si-MOSFETs. It is well known that SNW-MOSFETs should offer better electrostatic gate control than planar MOSFETs by employing gate-all-around (GAA) configurations, and furthermore, its device performance should display strong orientation dependence via the bandstructure effects [3] . On the other hand, the GNRs are graphene sheet monolayers [4] patterned along a specific channel transport direction with a narrow channel width [5] , [6] . Bulk graphene exhibits ultrahigh electron mobility in excess of 200 000 cm 2 V −1 s −1 at an electron density of ∼ 2 × 10 11 cm
−2
at T = 5 K [7] . The GNR is known to be a semimetal, but the spatial confinement in its transverse direction can induce a band gap [8] , [9] and so appears to be promising for FET applications [9] - [11] . In the GNR-MOSFETs, the possibility to pattern a nanoscale strip of graphene, which has a definite orientation relative to the substrate, is expected to overcome the carbon nanotube chirality control problem. The ultrathin GNR channel is also effective in providing superior immunity to short-channel effect, such as drain-induced barrier lowering. In this paper, we investigate the upper limit performances of SNW-MOSFETs and GNR-MOSFETs by using the firstprinciples bandstructures and ballistic current estimation based on the "top-of-the-barrier" model [12] . As a result, we found that the electronic properties of SNWs and GNRs are a strong function of their transport orientation and width quantization. In particular, [110]-oriented SNW-MOSFETs and GNRMOSFETs are shown to exhibit promising device performances if proper device dimensions can be achieved. This paper is organized as follows: Si ultrathin-body (Si-UTB) MOSFETs are first analyzed in Section II to investigate an ultimate device performance of the mainstream planar SiMOSFETs, where the effects of the termination of dangling bonds at Si surfaces by using hydrogen termination and SiO 2 termination are also examined. In Section III, the [110]-and [100]-oriented SNW-MOSFETs are analyzed to compare the results with those for Si-UTB MOSFETs. Performance comparison between SNW-MOSFETs and GNR-MOSFETs is presented in Section IV. The conclusion is drawn in Section V.
II. Si-UTB MOSFETs
A. Atomic Structures
As a benchmark device for this comparative study, we first consider Si-UTB MOSFETs. Fig. 1 shows the atomic structures used in the Si-UTB simulations, where we employed three 0018-9383/$26.00 © 2009 IEEE Fig. 1 . Atomic structures used in the Si-UTB simulations, where we employed three types of spatial confinement by using (a) β-cristobalite SiO 2 layers, (b) α-quartz SiO 2 layers, and (c) hydrogen termination of surface dangling bonds. To apply the supercell technique, vacuum layers with a sufficient thickness are included above and below the structures. We refer to (a) and (b) as the silicon-on-insulator (SOI) model and (c) as the H-terminated model. types of spatial confinement by using (a) β-cristobalite SiO 2 layers, (b) α-quartz SiO 2 layers, and (c) hydrogen termination of surface dangling bonds [13] . The SiO 2 layers were assumed to be crystalline and placed onto the Si (001) surfaces without any defects, i.e., the Si/SiO 2 interfaces are geometrically abrupt. To apply the supercell technique, vacuum layers with a sufficient thickness are included above and below the structures. We refer to (a) and (b) as the silicon-on-insulator (SOI) model and (c) as the H-terminated model, respectively. All bandstructure calculations in this paper were performed by using a firstprinciples simulation package based on the density-functional theory (DFT) VASP, where the electron-electron exchange and correlation interactions were treated within the generalized gradient approximation. The Kohn-Sham equation was solved by using a plane-wave basis set based on the ultrasoft pseudopotentials and projector-augmented-wave method [14] . To obtain stabilized structures, we performed structure optimization procedures after placing all atoms in a unit cell where a conjugate gradient minimization method was employed to relax all atomic coordinates and cell shape and size via total energy minimization. Fig. 2 shows the bandstructures along the Γ to X direction computed for the (a) β-cristobalite SOI, (b) α-quartz SOI, and (c) H-terminated models, where the Si channels consist of five Si-atomic layers with 0.54-nm thickness. Such an extremely scaled SOI-MOSFET with five Si atomic layers was successfully fabricated, and its fundamental device operation was also reported [15] . From Fig. 2 , they are found to have a conduction band minimum at the Γ point, which results from the k-space projection of the two ellipsoidal bands onto the (001) plane of quantization [3] , [13] , [16] . There are four more valleys residing at off-Γ states (two in the positive and two in the negative k x -axis), which result from the four off-plane ellipsoidal bands. The former Γ valleys appear at lower energies because of their heavier quantization mass, compared with the off-Γ valleys. We further notice that the two equivalent valleys projected at the Γ point are split by the interactions [17] , [18] . Such a valley splitting is known to affect carrier transport, because the density of states at the conduction band minimum decreases [19] - [21] . Here, it is noteworthy that the two SOI models predict significantly larger valley splitting than the H-terminated model. To examine the differences in their valleysplitting behaviors, we calculated the valley-splitting energies for the three confinement models as a function of the Si layer thickness, as shown in Fig. 3(a) , where the dependence of the valley-splitting energy on the applied electrostatic field [3] is not considered in this study. It is found that the two SOI models exhibit nearly identical splitting energies and predict significantly larger splitting energy than the H-terminated model, particularly when the Si layer thickness becomes smaller than 1 nm. On the other hand, as shown in Fig. 3(b) , the effective mass of electron parallel to the 110 direction at the conduction band minimum is approximately equal to the bulk transverse effective mass m t , even for the sub-1-nm thickness. As we have previously reported in [13] , the band-gap energies computed using the SOI models become smaller than those computed using the H-terminated model, due to the wavefunction penetration into the SiO 2 regions. Therefore, the spatial confinement using the SiO 2 layers affects valley splitting and band-gap energy but not the effective mass of electron.
B. Bandstructures
C. Electrical Characteristics
To examine the current-voltage characteristics of Si-UTB MOSFETs under ballistic transport, we employed a "top-ofthe-barrier" MOSFET model [12] , which is a simple model and can assess an upper limit performance of nanoscale MOSFETs. Quantum tunneling is not accounted in this model, so the model was shown to be valid for the MOSFET structure if the channel length is equal to or larger than 10 nm [22] - [24] . Since the model provides significant insight into the importance of atomistic bandstructures with greatly reduced computational time compared to a full self-consistent quantum transport simulation, the model is suitable for a systematic study comparing the performance limits of atomistic transistors, including carbonbased FETs [22] , [23] . As illustrated in Fig. 4 , mobile charge Q top is computed directly from the E − k dispersion relations by filling the Fermi-Dirac function with positive velocity states according to the source Fermi energy E F 1 and negative velocity states according to the drain Fermi energy E F 2 , and by using the self-consistent potential at the top of the barrier U scf . U scf is controlled by the gate, drain, and source potentials through the three capacitors C G , C D , and C S , respectively [12] . In this paper, we assume perfect electrostatic gate control over the channel, i.e., C D /C G , C S /C G = 0. We incorporate a floating boundary condition to take into account the charge neutrality at the source electrode when the gate and drain voltages are sufficiently high.
In this paragraph, we use a single-gate Si-UTB MOSFET with a Si layer thickness of 0.54 nm and a gate insulator thickness of T ox = 0.5 nm, with a dielectric constant of ε = 3.9ε 0 . Fig. 5 shows the computed I D -V G characteristics by using the first-principles bandstructures presented in the previous paragraph, where the drain voltage is given by 0.4 V. The channel orientation is set at 110 . The results for the three spatial confinement models are also compared with the one for the parabolic effective mass approximation (pEMA) method denoted by the dotted line, where the effective masses were taken as m t = 0.19m 0 and m l = 0.98m 0 . To account for the difference in band-gap energies between the different confinement models, we fixed the OFF-current density to 0.06 μA/μm by tuning the work function of the gate electrode. This also renders moot a shortcoming of the DFT method, i.e., the bandgap underestimation. First, it is found that the first-principles I D -V G curves are always below the pEMA curve, and their deviation from the pEMA theory becomes larger with the gate voltage. This is due to the anisotropic and nonparabolic nature of the first-principles bandstructures, as shown in Fig. 6 , where (a) and (b) correspond to the energy contours near the Γ point for the α-quartz SOI and the H-terminated models, respectively. A similar behavior has been observed for the β-cristobalite SOI model. As demonstrated in Fig. 6 , the anisotropy and the nonparabolicity are more pronounced for higher wavenumbers, and thus, the current densities of the first-principles approach decrease more as the gate voltage increases, because the carriers distribute into higher momenta. Furthermore, it is found in Fig. 5 that the H-terminated model predicts the current density slightly lower than the two SOI models, when the gate voltage is sufficiently high. This is due to the stronger nature of the anisotropy and nonparabolicity in the H-terminated model, as found by comparing Fig. 6(a) and (b) . Nevertheless, the H-terminated model is considered to work well for nanoscale confinement of electron waves, at least under low-bias condition. Therefore, we employ the hydrogen termination of surface dangling bonds in the SNW and GNR first-principles simulations performed in the following sections.
III. Si NANOWIRE MOSFETs
In this section, we investigate the [110]-and [100]-oriented SNW-MOSFETs and compare them with Si-UTB MOSFETs. 
A. Atomic Structures
We use square-shaped SNWs with two different orientations [110] and [100], as shown in Fig. 7(a) and (b) , respectively, since they exhibit better transport performances than other orientations [3] . Quantum confinement directions are indicated in each figure. Note that all surface dangling bonds are terminated by hydrogen atoms. Such square-shaped SNWs will be suitable for a comparative study with the pEMA simulations, as discussed later. In the [110]-oriented SNWs, a characteristic wire width is defined as W ≡ √ W 1 × W 2 , because the two directions have slightly different dimensions. All atoms, including the hydrogen atoms, have been relaxed by performing the structural optimization procedures. [100]-SNW with a wire width of about 1 nm. They also have a conduction band minimum at the Γ point [3] , [16] . It is found that the valley splitting at the Γ point is significantly larger in the [110]-SNW than in the [100]-SNW, which is identical with the previous tight-binding results reported in [3] . Fig. 9(a) shows how this effect varies with the spatial confinement, together with the Si-UTB results. Valley splitting in the [110]-SNWs can reach up to several hundreds of millielectronvolts for sizes smaller than 2 nm, which is much larger than the room temperature thermal energy (k B T = 26 meV), and thus are expected to have a significant influence on the transport properties. Furthermore, Fig. 9(b) shows the effective masses at the conduction band minimum. It is found that the [110]-SNW effective mass is smaller than the bulk transverse effective mass for sizes smaller than 3 nm, whereas the [100]-SNW effective mass increases with increase in quantization. The aforementioned effective mass variations in the SNWs are also identical with the previous tight-binding results [3] , and therefore, they can be explained using the anisotropy and the nonparabolicity in the Si conduction band Brillouin zone [16] . As discussed in the following paragraph, the effective mass variations previously mentioned basically govern the device performance of SNW-MOSFETs.
B. Bandstructures
C. Device Performance Metrics
Intrinsic device delay τ is an important performance metric that corresponds to intrinsic limitations on switching speed and the ac operation of a transistor. In this study, the intrinsic device delay is calculated as τ = (Q ON − Q OFF )/I ON , where Q ON and Q OFF are the total charge in the channel at ON-and OFF-states, respectively, and I ON is the ON-current. In addition, it is important to compare the SNW-MOSFET performance to that of Si-UTB MOSFETs, and a reasonable comparison must be made by considering both the ON-state and the OFF-state at the same power supply voltage [25] . Fig. 10 uses a technique for comparing the intrinsic delays versus the ON-OFF current ratio computed for two SNW-MOSFETs, with GAA electrode at the same power supply voltage (V DD = 0.4 V), where (a) the first-principles bandstructures and (b) the pEMA theory were used. The curves were obtained by sweeping a constant V DD -bias window along the V G -axis in the I D -V G characteristics computed by using the ballistic top-of-the-barrier model. The details of the comparison technique are explained in [25] . The gate insulator thickness T ox was fixed at 1.5 nm, with ε = 3.9ε 0 , whereas the wire width was varied from sub-1 nm to a few nanometers. The channel length L ch was set at 10 nm, which allows us to apply the top-of-the-barrier model. In Fig. 10(a) , the results for single-and double-gate Si-UTB MOSFETs (H-terminated model) with 0.54-nm Si layer thickness are also plotted for comparison, which gives an upper limit performance of the conventional planar Si-MOSFETs under unstrained condition, because almost all electrons occupy the lowest subband with smaller transport mass. It is noteworthy that the [110]-oriented SNW-MOSFETs indicates smaller intrinsic delays than the Si-UTB MOSFETs, in contrast to the [100]-orientation. It is also interesting to note that the [110]-orientation with W = 1.55 nm ( ) shows the smallest intrinsic delay, whereas the [100]-orientation indicates the larger intrinsic delay with decreasing wire width. The behavior in the [100]-orientation can primarily be explained in terms of the effective mass increase in the smaller nanowires, as shown in Fig. 9(b) . On the other hand, the [110]-orientation exhibits complicated behavior to the wire width variation in spite of the size-independent effective mass, as shown in Fig. 9(b) , which may be related to an increasing influence of quantum capacitance in ultrasmall nanowires. At the end of this paragraph, we describe the importance of the first-principles approach in the performance projections of SNW-MOSFETs. Fig. 10(b) shows the device performances of the [110]-and [100]-oriented SNW-MOSFETs computed by using the pEMA theory. In that theory, the transport effective mass at the lowest subband becomes m t = 0.19m 0 for both orientations, and thus, the orientation dependence is not observed in Fig. 10(b) . The aforementioned results mean that the pEMA method can mislead our understanding on nanowire device operations, and therefore, atomistic simulations such as first-principles or tight-binding methods will be inevitable to promote an efficient research and development of nanowire devices.
IV. GNR-MOSFETs
In the final section, we investigate GNR-MOSFETs and compare them with SNW-MOSFETs presented in the previous section.
A. Atomic Structures
We examine the armchair-edged GNR shown in Fig. 11 , which is known to become semiconducting by the spatial confinement of the ribbons in its transverse direction [9] . In short, an armchair-edged GNR with N (the number of atoms in transverse direction) has a band gap when N = 3m or 3m + 1, where m is an integer [8] , [9] . Therefore, armchair-edged GNRs appear to be promising for FET applications. In this study, we focus on the armchair-edged GNRs with N = 3m since qualitative conclusions made with the N = 3m group are also applicable to the N = 3m + 1 group [23] , [26] . As in Section III, all surface dangling bonds are terminated by hydrogen atoms, and all the atoms have been relaxed by the structural optimization procedures. (N = 36) . The GNRs have a conduction band minimum and a valence band maximum at the Γ point. We can recognize that, as the GNR width W increases, the effective mass for both electron and hole reduces, and the dispersion curves transform into a linear dispersion, although the band-gap energy significantly decreases. Next, Fig. 13 shows the band-gap energy and the effective mass at the conduction band minimum as a function of GNR width. As reported in [9] , the effective mass increases as the GNR width decreases, and therefore, the increase in the GNR width will help to increase electron velocity due to the smaller effective mass. However, the GNR width should become below a few nanometers to make the band-gap energy acceptable for the FET operation [9] . The aforementioned results are basically consistent with the previous results based on tight-binding and first-principles electronic bandstructure calculations [9] , [26] , although the effective mass is larger than that in [9] .
B. Bandstructures
C. Device Performance Metrics
We consider double-gate GNR-MOSFETs with a 1.5-nm gate insulator (3.9 ε 0 ), which is the same as in Section III-C. The intrinsic device delays versus the ON-OFF current ratio computed for five different ribbon widths are shown in Fig. 14 , where L ch = 10 nm and the same power supply voltage (V DD = 0.4 V) is applied. The on-off ratio is limited, so that the leakage current due to band-to-band tunneling is smaller than the thermally injected current from the source electrode. It is found that intrinsic delays abruptly decrease for nanoribbons that are wider than 3 nm and stop decreasing at 4.3-nm ribbon width. Such an abrupt change basically follows the effective mass reduction with increasing ribbon width, as shown in Fig. 13 . Incidentally, the intrinsic device delay time obtained for the 1-nm nanoribbon in this study (∼0.05 ps) corresponds well to the result reported by a full self-consistent quantum transport simulation based on the nonequilibrium Green's function formalism [27] , where 1.35-nm ribbon width was considered. To confirm it, dispersion curves for several GNR widths are compared in Fig. 15 , together with the [110] SNW dispersion curve. It is found that the dispersion curve transforms from a parabolic dispersion (similar to SNW) to a linear dispersion (unique to graphene) in a few nanometer change in ribbon width, i.e., between 2.1-and 4.3-nm widths. At ON-state, electrons can populate the higher momentum region, and then, the linear dispersion property in wide GNRs endows higher average velocity for electrons. In fact, as shown in Fig. 16 , the wide (W > 4 nm) GNR-MOSFETs provide significantly higher average velocity than the [110] SNW-MOSFETs, and the maximum velocity reaches up to 5 × 10 7 cm/s. Therefore, the appearance of a linear dispersion curve is an important factor to obtain superior device performance in GNR-MOSFETs.
V. CONCLUSION
We have investigated the performance potentials of Si-UTB MOSFETs, SNW-MOSFETs, and semiconducting GNR-MOSFETs by considering the first-principles bandstructures based on the DFT method. As a result, we have found that [110]-oriented SNW-MOSFETs exhibit superior device performances as digital switches, providing smaller intrinsic device delays than Si-UTB MOSFETs when the wire size is downscaled to be smaller than 3 nm. We have also verified that the parabolic effective mass approximation possibly misleads our understanding on nanowire device operations, and atomistic simulations such as first-principles or tight-binding methods are inevitable. Furthermore, we have demonstrated that the GNR-MOSFETs can provide better device performance than the SNW-MOSFETs, if ribbon widths larger than a few nanometers are achieved and the tunneling leakage current can be suppressed by establishing a finite band gap. 
